Noise Optimization of Readout Front Ends in CMOS Technology with PS Circuit

Authors

  • Wembe Tafo Evariste University of Douala, Cameroon
  • Moukengue Imano Adolphe University of Douala, Cameroon
  • Teko Daniel University of Douala, Cameroon
  • Djamet Yimga Arnaud University of Yaoundé I

Keywords:

Charge sensitive preamplifier, Noise, Pulse shaper, Moderate inversion, EKV model

Abstract

In this paper, the study of the noise optimization of the charge sensitive preamplifier (CSP) for silicon strip, Si(Li), CdZnTe and CsI detectors is presented. The power limitation in such systems is available while a good noise performance and a fast signal processing time are required. This paper describes the CSP noise for CMOS technology with a chosen detector capacitance 3pF and transistor gate length ranging from 0.13 μm to 2μm. In this paper the designed CSP, followed by a fast pulse shaper (PS) stage, the equivalent noise charge (ENC) obtained is dominated by the thermal noise of an input MOS transistor. Noise behavior is evaluated with the input transistor works in a moderate inversion region. These analyses are made using a simplified EKV (Enz, Krummenacher, Vittoz) model and MATLAB simulations using BSIM3v3 models. We show several novel aspects of the noise optimization of the CSP regarding the optimum transistor width and the optimum of the drain current, and the sensitivity of the ENC between this width and the drain current.

References

- E. T. Wembe, H. Su, Y. Peng et al, A low noise charge sensitive preamplifier with switch control feedback resistance. Nuclear Sciences and Techniques, vol. 19, no.1, pp. 39-44, February 2008.

- A. F. Levinzon, Noise of Piezoelectric Accelerometer with Integral FET Amplifier, IEEE sensor Journal, Vols (5) No.6, December 2005.

- Tae-Hoon Lee, Gyuseong Cho, HeeJoon Kim et al, Analysis of 1/f Noise in CMOS Preamplifier with CDS Circuit, VOL. 49, No. 4, August 2002

- M. Manghisoni, L. Ratti, V. Re, and V. Speziali, “Submicron CMOS technologies for low-noise analog front-end circuits.†IEEE Transactions on Nuclear Science, vol. 49, no. 4, pp. 1783–1790, 2002.

- P. O’Connor and G. De Geronimo, “Prospects for charge sensitive amplifiers in scaled CMOS.†Nuclear Instruments and Methods, vol. A480, pp. 713–725, 2002.

- Sansen, W.M.C. et Chang, Z.Y., "Limits of low noise performance of detector readout front ends in CMOS technology." Circuits and Systems, IEEE Transactions. vol.37, no.11, pp.1375-1382, 1990.

- E. Gatti and P.F. Manfredi, “Processing the signal from solid-state detectors in elementary particle physics.†La Revista del Nuovo Cimento, vol. 9, no. 1, 1986.

- Z.Y. Chang and W. Sansen, “Effect of 1/f noise on resolution of CMOS analog readout systems for microstrip and pixel detectors.â€Nuclear Instruments and Method, vol. A305, pp. 553–560, 1991

- G. Anelli, Design and characterization of radiation tolerant integrated circuits in deep submicron CMOS technologies for the LHC experiments. Grenoble: Institut National Polytechnique de Grenoble, 2000.

- Enz, C. C., Krummenacher, F. et Vittoz, E. A., "An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications." Analog Integrated Circuits and Signal Processing. Vol. 8, pp. 83-114, 1995.

- S.C. Terry et al., “Comparison of BSIM3v3 and EKV MOSFET model for a 0.5 μm CMOS process and implications for analog circuit design.†IEEE Transactions on Nuclear Science, vol. 50, no. 4, pp. 915–920, 2003.

- P. Grybos, “Design for a low noise of multichannel integrated circuits on example on RX64 chip.†Electronics and Telecommunication Quarterly, Polish Scientific Publishers PWN, Poland, vol. 50, no. 3, pp. 441–470, 2004.

- P. O’Connor, J.-F. Pratte, and G. De Geronimo, “Low noise charge amplifier in submicron CMOS.†Vth International Workshop on Front End Electronics (FEE 2003) Snowmass, USA, July 2, 2003

Downloads

Additional Files

Published

2014-10-15

How to Cite

Evariste, W. T., Adolphe, M. I., Daniel, T., & Arnaud, D. Y. (2014). Noise Optimization of Readout Front Ends in CMOS Technology with PS Circuit. Asian Journal of Applied Sciences, 2(5). Retrieved from https://ajouronline.com/index.php/AJAS/article/view/1833