A Methodical Approach in Critical Processes Optimization of New Scalable Package Semiconductor Device for ESD Applications

Authors

DOI:

https://doi.org/10.24203/ajet.v6i6.5565

Keywords:

Scalable device, semiconductor package, IC, design of experiments, ESD

Abstract

The technical paper presents a systematic approach to deal with a new product trend that will survive during assembly production ramp-up.  The project was intended to determine the required process flow and platforms for high-density and high-complexity scalable device. Critical processes were shown and top reject contributor was addressed through methodological way by using statistical tools and in depth engineering analysis.

The New Scalable Device is one of the newest and latest developed device in the plant, with main application as an Electrostatic Device (ESD) protection device.  The device is considered high density as its 6†single wafer is equivalent to 400,000 units compared to conventional device consisting of only 1,000 units.  Moreover, it is considered as a device with high complexity as state-of-the-art platforms were needed to satisfy its output process.  The device has a very thin die and with the smallest total package dimension.  The process of assembly manufacturing includes a step cutting method of wafers, compression molding, and in-strip testing, which are unlikely to be found on other semiconductor industries.  Compared to the conventional and universal approach, complex errors and top reject contributor of identified critical processes were corrected and required process capability index was ultimately achieved.

Author Biography

Frederick Ray I. Gomez, STMicroelectronics, Inc.

Member of Technical Staff

References

Y. Liu, S. Irving, T. Luk, and D. Kinzer, “Trends of power electronic packaging and modelingâ€, 10th Electronics Packaging Technology Conference, Singapore, December 2008.

Y. Tsukada, K. Kobayashi, and H. Nishimura, “Trend of semiconductor packaging, high density and low costâ€, 4th International Symposium on Electronic Materials and Packaging, Taiwan, December 2002.

A. Sumagpang Jr. and A. Rada, “A systematic approach in optimizing critical processes of high density and high complexity new scalable device in MAT29 risk production using state-of-the-art platformsâ€, Presented at the 22nd ASEMEP Technical Symposium, Manila, Philippines, June 2012.

DISCO Corporation, “Electroformed bond hub blades – high performance hub blades that take on the challenges of cuttingâ€, https://www.disco.co.jp/eg/products/catalog/pdf/nbczh.pdf

DISCO Corporation, “Fully automatic dicing saw – advanced performance for 300mm dicingâ€, https://www.disco.co.jp/eg/products/catalog/pdf/dfd6361.pdf

H. Ardebili, J. Zhang, and M. Pecht, Encapsulation technologies for electronic applications, 2nd ed., William Andrew Applied Science Publishers, Elsevier, USA, October 2018.

TOWA Corporation, Compression Molding System PMC 1040 Operational Manual, 1st ed., Kyoto, Japan, September 2008.

F.R. Gomez and T. Mangaoang Jr., “Elimination of ESD events and optimizing waterjet deflash process for reduction of leakage current failures on QFN-mr leadframe devicesâ€, Journal of Electrical Engineering, David Publishing Co., vol. 6, no. 4, pp. 238-243, July 2018.

Downloads

Published

2018-12-14

How to Cite

Sumagpang, A. J., & Gomez, F. R. I. (2018). A Methodical Approach in Critical Processes Optimization of New Scalable Package Semiconductor Device for ESD Applications. Asian Journal of Engineering and Technology, 6(6). https://doi.org/10.24203/ajet.v6i6.5565